INTERFACING A 24-POINT ANALOG RECORDER TO A COMPUTER CONTROLLED TELEMETRY LINE

Ву

John M. Teuschler Methods Development and Quality Assurance Research Laboratory

Program Element No. 1HA327

NATIONAL ENVIRONMENTAL RESEARCH CENTER
OFFICE OF RESEARCH AND DEVELOPMENT
U.S. ENVIRONMENTAL PROTECTION AGENCY
CINCINNATI OHIO 45268

REVIEW NOTICE

The National Environmental Research Center -- Cincinnati has reviewed this report and approved its publication.

Mention of trade names or commercial products does not constitute endorsement or recommendation for use.

FOREWORD

Man and his environment must be protected from the adverse effects of pesticides, radiation, noise and other forms of pollution, and the unwise management of solid waste. Efforts to protect the environment require a focus that recognizes the interplay between the components of our physical environment—air, water, and land. The National Environmental Research Centers provide this multi—disciplinary focus through programs engaged in

- studies on the effects of environmental contaminants on man and the biosphere, and
- a search for ways to prevent contamination and to recycle valuable resources.

This report is part of a continued effort by the Instrumentation Development Branch, Methods Development and Quality Assurance Research Laboratory, NERC, Cincinnati, to evaluate instruments and provide information to both users and suppliers. It is also intended that instrumentation be upgraded and that a choice of the most suitable instrument can be made for a particular application.

A. W. Breidenbach, Ph.D. Director National Environmental Research Center, Cincinnati

ABSTRACT

Interface circuitry was designed so that telemetered data originating from various remote stations could be recorded by both a digital computer and an analog recorder. The entire interface circuitry is mounted on a 3-1/2 x 2-1/2 inch printed circuit card and installed in the receiver. Data from the two methods of collection can, therefore, be collected and a comparison can be made. A switching network also permits computer control with computer and recorder logging; or computer logging only; or recorder logging only.

CONTENTS

		Page
Abstra	act	iν
List	of Figures	vi
Section	ons	
I	Summary	1
II	Introduction	2
III	Design Objectives	3
IV	Interface Theory	4
V	Mathematical Analysis	7
VI	Fabrication and Installation	14
VII	Testing	17
VIII	Appendices	18

FIGURES

No.		Page
1	Data Collected on Analog Strip Chart Recorder With Computer Employed in Network and No Interface Between Computer and Recorder	19
2	The Interface Block Diagram Showing the Directional Control Between the Blocks	20
3	Interface Circuit Schematic	21
4	Interface Synchrogram	22
5	Data Collected in Unison Employing the Interface Circuitry	23
6	Top View Showing Component Locations	14
7	Interface Shown Installed in Receiver/Recorder	15
8	Schematic of Power Supply on Interface Card	15
9	Photographs of the Interface Circuit	24

SECTION I

SUMMARY

An ASR-33 teletype printer and an analog strip chart recorder can be used simultaneously to collect water quality data. The interface circuitry has been functioning properly ever since the Sprague capacitors and G.E. thyristor were substituted for the previous types.

The only function which could be added to increase the effectiveness of the interface would be a logic circuit used to decide if the print wheel is in the correct position for that particular station. This logic circuit could easily be added if the need would ever arise.

SECTION II

INTRODUCTION

Before the installation of the interface circuitry, water quality data were collected by either the digital computer or the receiver/ recorder. Figure 1 shows the results of data collected with both systems in operation and no interface circuitry present. The main obstruction that prevented the simultaneous collection of data was the difference in time base between the two systems. The computer operates on a 10-minute-per-station time base and the receiver/ recorder operates on an 8-minute-per-station time base.

The circuitry was designed to provide the capability of collecting data on both systems in unison. Not only can the data acquired by the two methods be compared, but by applying a switching network, either can be used as a back-up logging device.

The control pulses of the interface circuit are limited to an initiating pulse and a finalizing pulse. The initiating pulse could have been derived from either the direct current loop of the network or from the computer. Employing the direct current loop requires a buffer stage to modify the pulse to a transistor switching level. The computer, however, provides a clean "on/off" 5-volt pulse. The design required that the finalizing pulse be taken from the recorder.

To minimize overall wiring and signal sources, the control pulses were derived from the receiver/recorder circuitry. The computer, however, actuates the initiating pulse which is transformed by the receiver into a 110-volt alternating current (AC) signal. This 110-volt signal is used to pulse the interface circuitry.

SECTION III

DESIGN OBJECTIVES

The main functions to be accomplished were to:

- 1. Start the recorder print wheel within a sufficient time after a station call is initiated by the computer.
- 2. Stop the recorder print wheel after the eighth point is plotted on the strip chart recorder.
- 3. Provide the capability of starting the print wheel at the initiation of another station call. (A reset function.)

SECTION IV

INTERFACE THEORY

Figure 2 is a block diagram of a method to accomplish the main objectives. Figure 3 displays the circuitry necessary to perform the functions described in the blocks.

To turn the print wheel motor on at the specified time, blocks #1 through #6 are used. These six blocks accomplish the first main objective which is to turn the recorder print wheel on when a station call is initiated.

Block #2 (isolation and buffer) isolates the 110-volt signal and also steps the voltage down to 6.3 volts and rectifies the alternating current into direct current. Block #3 (station call locator) is a resistor-capacitor (RC) time constant introduced in the circuit to locate the station calls. Since data are transmitted over the line at a much higher frequency than is a station call, a long RC time constant will separate data from a station call. The RC circuit in block #3 will discharge only after a 4-second interval. Because all of the station calls are longer than 4 seconds, each time a station call is made, the "station call locator" will pass a zero pulse to the "interface initiator" (block #4). The interface initiator is a transistor that "turns off" when a zero pulse is applied to the base, thereby turning off relay RY_1 and applying a positive pulse to block #5 (master control). Block #5's transistor is "turned on" by the positive pulse, and relay RY, is activated. RY₂ performs three functions when it is activated:

 The input (A) to the station call locator is removed, thereby allowing the master control to remain in control.

- Power is applied to the recorder print wheel motor (block #6) that plots the data.
- 3. The gate circuit to the silicon controlled rectifier (SCR) (block #9) is opened, which allows the silicon controlled rectifier to "turn off" when the positive voltage is removed from its anode.

The second main objective, which is to stop the recorder print wheel after the eighth point is plotted, is accomplished by blocks #7 through #11. The functions of these blocks are described in the following paragraphs.

The master control allows the print wheel (by means of a synchronous motor) to rotate through eight points. On the second point, voltage is removed from block #7 (recorder voltage), thereby "turning off" the SCR in block #9 (reset). The recorder will then rotate through the points in sequence until it gets to the ninth point, which applies a positive 6-volt pulse (indicated by block #7). This pulse passes through the isolation diode (block #8) that keeps any positive pulse from going back into the recorder from the interface, thereby protecting the recorder from an interference by the interface.

The positive pulse also passes through block #9, which is the SCR in the "off state." The pulse then charges the time delay circuit in block #10. This charged timing circuit saturates the transistor in block #11, thereby shorting the base of transistor \mathbf{T}_3 to ground. This action "turns off" relay RY $_2$ which then performs the following functions:

1. The voltage is again applied to the station call locator that removes the positive pulse from the base of transistor

- ${\rm T}_3$, thereby keeping the master control in the "off state." This action is ensured by the timing circuit in block #10, which keeps transistor ${\rm T}_3$ "turned off" for at least 68 milliseconds.
- 2. The power is removed from the print wheel motor (block #6) after the eighth point is plotted. Therefore, the second main interface function is accomplished.
- 3. A gate pulse is applied to the SCR in block #9 (reset), which activates the SCR, dropping most of the 6-volt input pulse across resistor R_2 . This action allows transistor T_3 to again be turned on when the station locator (block #3) is activated. Therefore, the third main interface function is accomplished by allowing the entire system to reset itself so it can be activated by another station call.

These functions are shown in the synchrogram in Figure 4. In Figure 5 is the final output on the strip chart recorder with the interface circuitry incorporated.

SECTION V

MATHEMATICAL ANALYSIS

The following mathematical analysis refers to the blocks in the schematic and block diagram, Figures 2 and 3.

Block #2 (Isolation and Buffer)

Output voltage of full wave rectifier \mathbf{D}_{1}

$$V_{out} = V_{ac} \sqrt{2} - V_{d}$$

 $V_{ac} = 6.3 \text{ volts Root Mean Squared (RMS)}$

 $V_{d} = 0.7 \text{ volts (diode drop)}$

$$V_{\text{out}} = 6.3 \sqrt{2} - 0.7$$

Block #3 (Station Call Locator)

This is the 4 second delay designed into the circuit to determine station calls from data transmission.

$$V_{csus} = V_{out} (e^{-t/RC}).$$

†This value for R is an average of the dynamic characteristics.

^{*}This formula is derived from the capacitor discharge formula:

Block #5 (Master Control)

Triggering of master control relay RY,

$$I_{RY_2}$$
 = Current necessary to turn relay on

$$I_{RY_2} = 45 \text{ ma (from specifications)}$$

$$I_{c,t3} = (h_{fe,t3})(I_{b,t3})$$

$$I_{c,t3} = \text{Collector current of transistor } T_3$$

$$I_{b,t3} = \text{Base current of transistor } T_3$$

$$I_{b,t3} = \frac{V_{cc} - V_d}{R_4}$$

$$V_{cc} = \text{Power supply voltage}$$

$$I_{b,t3} = \frac{12.0 \text{ v.} - 0.7 \text{ v.}}{1000 \Omega}$$

= 11.3 ma

Therefore,

$$I_{c,t3} = (100) 11.3 \text{ ma}$$
 $I_{c,t3}^* = 1.13 \text{ AMPS}$

^{*}The collector current is therefore more than enough to turn on relay RY₂. Because of the 180 Ω resistance of relay RY₂, the collector current is limited to a 65.5 ma value.

Block #9 (Reset)

Triggering and resetting of SCR

$$I_{GATE}$$
 = 200 μa (maximum from specifications for SCR)

 I_{R5} = $\frac{V_{cc} - V_{d}}{R5}$
 V_{cc} = Power supply voltage

 I_{R5} = Current through R_{5}
 I_{R5} = $\frac{12.0 \text{ v.} - 0.7 \text{ v.}}{100 \text{K }\Omega}$
 I_{R5} = 113 μa

The current I_{R5} is of a sufficient magnitude to gate the SCR into conduction. The saturation voltage $(V_{\rm sscr})$ of the SCR is 0.7 volts. This is not even enough voltage to overcome the two diode voltages that are in series with transistor T_2 . This is shown by the following equation.

$$V_{\text{trig}} = I_{\text{b,t2}}(R_3) + V_{\text{d4}} + V_{\text{d,t2}}$$

$$I_{\text{b,t2}} = \text{base current of transistor } T_2$$

$$V_{\text{trig}} = I_{\text{b,t2}}(R_3) + 0.7 \text{ volts} + 0.7 \text{ volts}$$

$$V_{\text{trig}} \text{ has to be at least greater than 1.4 volts in order to activate transistor } T_2. \text{ Since } V_{\text{sscr}} = 0.7 \text{ v., transistor}$$

$$T_2 \text{ is not triggered.}$$

$$V_{\text{trig}} = V_{\text{sscr}} - (I_{\text{b,t2}})(R_3) - V_{\text{d4}} - V_{\text{d,t2}}$$

Block #10 (Time Delay)

Delay of one RC Time Constant ${\rm D_4}$ - Charges ${\rm C_2}$ and then prevents the capacitor from discharging when the SCR is fired.

RC time delay =
$$(R_3 + h_{ie,t2})$$
 C_2
 $h_{ie,t2} = (m)(h_{fe,t2})$ V_t
 I_{eq}
 $m = 1.4 \text{ for Si transistors}$
 $V_t = 25 \text{ mv. } @ 72^{\circ}F$
 $I_{eq} = \frac{V_{cc} - V_{sat,t2}}{R4}$
 $V_{sat,t2} = 0.2 \text{ volt}$
 $I_{eq} = 1.8 \text{ ma}$
 $h_{ie,t2} = \frac{(1.4)(100)(.025)}{(.0118)}$
 $h_{ie,t2} = 296 \Omega$
RC time delay* = $(R_3 + h_{ie,t2})$ C_2
RC time delay = $(1k \Omega + 296 \Omega)$ 68 μ f
RC time delay = 88 msec (for one time constant @ $I_{eq} = 11.8 \text{ ma}$)

^{*}This delay allows the contacts to block "A" to give a strong voltage pulse to Block #3 (station call locator in Figure 3).

Block #11 (Master Stop)

Saturation of Transistor T₂

$$I_{c,t2} = \frac{(h_{fe,t2})(I_{b,t2})}{I_{c,t2}}$$

$$I_{c,t2} = \text{Collector current of transistor } T_2$$

$$h_{fe,t2} = \text{Short circuit forward current gain of } T_2$$

$$I_{b,t2} = \text{Base current of transistor } T_2$$

$$I_{b,t2} = \frac{\text{Rcdr.}^* \text{ Volt. } - \text{V}_{d2} - \text{V}_{d4} - \text{V}_{d,t2}}{R_2 - R_3}$$

$$I_{b,t2} = \frac{6 - 0.7 - 0.7 - 0.7}{1K + 1K}$$

$$I_{b,t2} = 1.95 \text{ ma}$$

$$I_{c,t2} = (100)(1.95 \text{ ma})$$

$$I_{c,t2} = 195 \text{ ma}$$

$$I_{c,t2} = \text{Sufficient current to saturate transistor } T_2$$

$$V_{CE SAT}^+ = 0.2 \text{ v with } R_4 \text{ connected in series with the}$$

collector-emitter terminals

^{*} Rcdr. = Recorder

⁺ Since transistor T_3 needs 0.745 volt to operate relay RY₂, the saturation of transistor T_2 drops this voltage to 0.2 volt, thereby turning off transistor T_3 and deactivating relay RY₂.

SCR in conducting state

$$I_{scr} = \frac{V_{cc} - V_{d2} - V_{dscr}}{R_2}$$

$$I_{scr} = \frac{12 - 0.7 - 0.7}{1K}$$

 $I_{scr} = 10.6$ ma (well within limiting characteristics of 4 amperes)

SCR in nonconducting state

SCR acts as an open circuit

$$I_{scr} = 0.0$$

SECTION VI

FABRICATION AND INSTALLATION

A prototype engineering model was assembled on a $3-1/2 \times 2-1/2$ inch printed card. Etching techniques were used to make connections among the components. All components are shown in their respective positions on the printed circuit card layout (Figure 6).




Figure 6. Top view showing component locations

The reason for keeping the interface compact can be seen from the lack of space in the receiver (Figure 7).





Figure 7. Interface shown installed in receiver/recorder

The interface's total support comes from a 10-pin cinch connector mounted in the side of the receiver; therefore, space and weight had to be kept to a minimum. This was accomplished easily using the printed circuit card techniques mentioned above.

Power for the printed circuit card comes in the form of a 12-volt regulated power supply (Figure 8).



This power supply is mounted in the printed circuit card with the other components.

Total cost of the entire interface less labor was approximately \$18. This includes connector, printed circuit board, relays, and all other electronic components.

SECTION VII

TESTING

The interface circuit was operated for 6 months in the receiver before a final design was fabricated. The failures that occurred resulted from the electronic components, which were used within their specifications.

Most failures resulted from the Centralab capacitors, C_1 and C_4 (Figure 3) rated at 15 volts for 250 μf , opening their circuit after a few months of operation. The problem was corrected by using Sprague capacitors rated at 25 volts for 250 μf .


Another failure was caused by a Motorola thyristor (HEP 320) short-circuiting after a few months of operation; the device was rated at 800 ma. This problem was corrected by using a GE thyristor (C106B2) rated at 4000 ma.

The final design was fabricated after the testing (Figure 9). The final design incorporated the described changes, i.e., Sprague capacitors and a G.E. thyristor.

SECTION VIII

APPENDICES

			Page
Α.	Figure 1. Incorpor	Collection of Data before Interface was ated	19
В.	Figure 2.	Functional Block Diagram	20
С.	Figure 3. Form	Schematic in Functional Block Diagram	21
D.	Figure 4.	Synchrogram of Interface Functions	22
Ε.	Figure 5. Incorpor	Collection of Data after Interface was ated	23
F.	Figure 9.	Finalized Design of Interface Circuit	24
G.	Parts List		25



	LEGEND		
STATION LOCATION	1	2	3
PARAMETER	LMR	LAB	GMR
	NUMERICAL	IDENTIF	ICATION
Test	1	9	17
рН	2	10	18
Cond.	3	11	19
Blank	4	12	20
D.O.	5	13	21
Temp.	6	14	22
SRI	7	15	23
Blank	8	16	24

Figure 1. Data collected on analog strip chart recorder with computer employed in network and no interface between computer and recorder. Note that a data word is logged with varying numerical identification.




Figure 2. The interface block diagram showing the directional control between the blocks.




Figure 3. Interface circuit schematic.





Figure 4. Interface synchrogram.




APPENDIX E

	7
Data collected from strip chart recorder.	Legend (see Figure 1)
ф	Γ
1 from str1	in Figure
lectec	data
Data col	(Note comparative data in Figure
	(Note


2000	0000	0000		FLOW	0000	9000	0000		30	0000	800	9999
. 6	, ez	0		ST	Ø	Ø	0		7.7	. 62	2	60
0.00	000	0.00							SRI	00	000	00.00
0000	8000	1352		TURB	0000	0000	1360		THRB	0000	0000	1344
878.8	087.6	086.0		TEMP	072.4	088.0	885.2		TEMP	072.0	088	084.8
02.56	08.64	00.48		00	02.56	08.64	00.00		00	02.64	08.64	00.40
1 42	048	136		DCL	152	048	136		DCL	152	048	136
0240	0752	3472	_	CONH	0256	0736	3456		CONH	0240	0752	3456
07.32	07.84	07.28		F.	07.32	97.84	07.28		PH	07.28	07.88	07.32
1012	0948	1024	((TEST)	1015	£	1020		TEST	1012	0948	1020
	Ø	ဗ		S	-	O	6		s.		o	m
03:00	03:10	03:50		TIME	04:00	04:10	04:51		TIME	02:00	05:10	05:21
172	172	172		DAY	172	172	172		7 ₩	172	172	172
	03:00 1 1012 07.32 0240 142 02.56 072.8 0000 0.00 0	03:00 1 1012 07.32 0240 142 02.56 072.8 0000 0.00 0 0 03:10 2 0948 07.84 0752 048 08.64 087.6 0008 0.00 0		03:00 1 1012 07.32 0240 142 02.56 072.8 0000 0.00 0 03:10 2 0948 07.84 0752 048 08.64 087.6 0008 0.00 0 03:20 3 1024 07.28 3472 136 00.48 086.0 1352 0.00 0	03:00 1 1012 07.32 0240 142 02.56 072.8 0000 0.00 0 03:10 2 0948 07.84 0752 048 08.64 087.6 0008 0.00 0 03:20 3 1024 07.28 3472 136 00.48 086.0 1352 0.00 0	03:00 1 1012 07.32 0240 142 02.56 072.8 0000 0.00 0 03:10 2 0948 07.84 0752 048 08.64 087.6 0008 0.00 0 03:20 3 1024 07.28 3472 136 00.48 086.0 1352 0.00 0 TIME S (FEST) PH CONH DCL DO TEMP TURB SRI ST 04:00 1 (1012) 07.32 0256 152 02.56 072.4 0000 0.00 0	03:00 1 1012 07.32 0240 142 02.56 072.8 0000 0.00 0 03:10 2 0948 07.84 0752 048 08.64 087.6 0008 0.00 0 03:20 3 1024 07.28 3472 136 00.48 086.0 1352 0.00 0 I	03:00 1 1012 07:32 0240 142 02:56 072:8 0000 0.00 0 03:10 2 0948 07:84 0752 048 08:64 087:6 0000 0.00 0 03:20 3 1024 07:28 3472 136 00:48 086:0 1352 0.00 0 1 102 07:32 0256 152 02:55 072:4 0000 0.00 0 04:20 1 1020 07:28 3456 135 00:00 085.2 1360 0:00 0	03:00 1 1012 07.32 0240 142 02.56 072.8 0000 0.00 0 03:10 2 0948 07.84 0752 048 08.64 087.6 0008 0.00 0 03:20 3 1024 07.28 3472 136 00.48 08.64 087.6 0008 0.00 0 TIME 5 1024 07.32 0256 152 02.56 072.4 0000 0.00 0 04:10 2 07.48 07.32 0256 136 08.64 088.6 0000 0.00 0 04:21 3 1020 07.28 3456 136 00.00 085.2 1360 0.00 0 0 0	### ### ### ### ######################	### ### ### ### ### ### ### ### #### ####	03:00 1 1012 07.32 0240 142 02.56 072.8 0000 0.00 0 03:10 2 0948 07.84 0752 048 08.64 087.6 0000 0.00 0 03:20 3 1024 07.28 3472 136 00.48 086.6 0.00 0 <t< td=""></t<>

Corresponding data collected from digital computer. Figure 5. Data collected in unison employing the interface circuitry.


APPENDIX F



Top view showing physical layout of components



Side view showing relative heights of components



Bottom view showing etching techniques incorporated Figure 9. Photographs of the interface circuit.

PARTS LIST

```
R_1 - 1K OHMS (part of an RC 4 second delay circuit)
R_2 - 1K OHMS (Current limiter for SCR)
R_3 - 1K OHMS (Bias resistor for T_2)
R_4 - 1K OHMS (Bias resistor for T_3)
\rm R_{\varsigma} – 100K OHMS (Bias resistor for SCR trigger)
R_6 - 1K OHMS (Bias resistor for T_4)
C_1 - 250 \mu f (part of an R_1 C_2 4 second delay circuit)
C_2 - 68 \mu f (Delay capacitor)
C_4 - 250 \mu f (Filter capacitor)
D<sub>1</sub> - 6941 Mallory (Full wave rectifier bridge)
D<sub>2</sub> - (Insolation diode)
D<sub>7</sub> - C106B2 (SCR)
D_4 - 1N1521A (part of R_5C_2 time constant circuit)
D_{\varsigma} - 6941 Mallory (Full wave rectifier bridge)
D<sub>6</sub> - Motorola (12.7 volt zener diode)
T_1 - 40346 (Relay RY<sub>1</sub> control)
T_2 - 2N697 (Short circuits T_3 to ground)
T_3 - 2N697 (Relay RY<sub>2</sub> control)
T_A - 2N697 (Voltage regulator)
TR<sub>1</sub> (110V. to 6.3V. isolation transformer)
RY, - 2P2T 12 volt Potter Brumfield relay
\mathrm{RY}_2 - 4P4T 12 volt Potter Brumfield relay
```

(F	TECHNICAL REPORT C	DATA efore completing)
1. REPORT NO.	2.	3. RECIPIENT'S ACCESSION NO.
EPA-670/4-75-002		
4. TITLE AND SUBTITLE		5. REPORT DATE
THERREAGING A GA DOINE AND	tod bedobbeb mo A	February 1975; Issuing Date
INTERFACING A 24-POINT ANA		6. PERFORMING ORGANIZATION CODE
COMPUTER CONTROLLED TELEME	TRY LINE	
7. AUTHOR(S)		8. PERFORMING ORGANIZATION REPORT NO.
John M. Teuschler		
9. PERFORMING ORGANIZATION NAME AT	ND ADDRESS	10. PROGRAM ELEMENT NO.
National Environmental Res	earch Center	1HA327; ROAP O1AAD; TASK 10
Office of Research and Dev	elopment	11. CONTRACT/GRANT NO.
U.S. Environmental Protect		
Cincinnati, Ohio 45268		•
12. SPONSORING AGENCY NAME AND ADD	DRESS	13. TYPE OF REPORT AND PERIOD COVERED
Same as above		14. SPONSORING AGENCY CODE

15. SUPPLEMENTARY NOTES

16. ABSTRACT

Interface circuitry was designed so that telemetered data originating from various remote stations could be recorded by both a digital computer and an analog recorder. The entire interface circuitry is mounted on a 3-1/2 x 2-1/2 inch printed circuit card and installed in the receiver. Data from the two methods of collection can, therefore, be collected and a comparison can be made. A switching network also permits computer control with computer and recorder logging; or computer logging only; or recorder logging only.

17. KEY WORDS AND DOCUMENT ANALYSIS					
a. DESCRIPTORS	b.identifiers/open ended terms c. cosati Field/Gro	oup			
Logic design Logic circuits Control circuits Timing circuits	Controllers Data processing equipment Telemetering data				
18. DISTRIBUTION STATEMENT Release to public	19. SECURITY CLASS (This Report) Unclassified 20. SECURITY CLASS (This page) Unclassified 22. PRICE				